

Double-Data-Rate Octal SPI PSRAM

Specifications

- Single Supply Voltage
 - o VDD=1.62 to 1.98V
 - VDDQ=1.62 to 1.98V
- Interface: Octal SPI with DDR Xccela mode, two bytes transfers per one clock cycle
- Performance: Clock rate up to 200MHz, 400MB/s read/write throughput
- Organization: 128Mb, 16M x 8bits with 1024 bytes page size
 - o Column address: AYO to AY9
 - Row address: AX0 to AX13
- Refresh: Self-managed
- Operating Temperature Range
 - Tc = -40°C to +85°C (standard range)
 - o Tc = -40°C to +105°C (extended range)
- Maximum Standby Current
 - o 600μA @ 105°C
 - \circ 400 μ A @ 85°C
 - 200μA @ 25°C
 - 60μA @ 25°C (Half Sleep Mode with data retained)

Features

- Low Power Features
 - o Partial Array Self-Refresh (PASR)
 - Auto Temperature Compensated Self-Refresh (ATCSR) by built-in temperature sensor
 - o User configurable refresh rate
 - Ultra Low Power (ULP) Half Sleep mode with data retained
- Software Reset
- Reset Pin Available
- **Output Driver LVCMOS** with programmable drive strength
- Data Mask (DM) for write data
- Data Strobe (DQS) enabled highspeed read operation
- Register Configurable write and read initial latencies
- Write Burst Length, maximum 1024 bytes, minimum 2 bytes
- Wrap & Hybrid Burst in 16/32/64/1K lengths
- Linear Burst Command






Table of Contents

1 Table of Contents


| 1 | Tabl | e of Contents | 2 |
|---|------|--|------|
| 2 | Pack | rage Information | 3 |
| 3 | Pack | age Outline Drawing | 4 |
| 4 | Orde | ering Information | 5 |
| 5 | Sign | al Table | 6 |
| 6 | Pow | er-Up Initialization | 7 |
| | 6.1 | Power-Up Initialization Method 1 (via. RESET# pin) | 7 |
| | 6.2 | Power-Up Initialization (via. Global Reset) | 8 |
| 7 | Inte | rface Description | 9 |
| | 7.1 | Address Space | 9 |
| | 7.2 | Burst Type & Length | |
| | 7.3 | Command/Address Latching | 9 |
| | 7.4 | Command Truth Table | 9 |
| | 7.5 | Read Operation | 10 |
| | 7.6 | Write Operation | 12 |
| | 7.7 | Control Registers | 13 |
| | 7.8 | Half Sleep Mode | 19 |
| | 7.9 | Deep Power Down Mode | 20 |
| 8 | Elec | trical Specifications | 21 |
| | 8.1 | Absolute Maximum Ratings | 21 |
| | 8.2 | Pin Capacitance | 21 |
| | 8.3 | Decoupling Capacitor Requirement | 22 |
| | 8.4 | Operating Conditions | 22 |
| | 8.5 | DC Characteristics | |
| | 8.6 | I SB Partial Array Refresh Current | |
| | 8.7 | AC Characteristics | . 25 |
| ۵ | Char | ago Log | 27 |



2 Package Information

The APS12808L-OBx is available in miniBGA 24L package 6 x 8 x 1.2mm, ball pitch 1.0mm, ball size 0.4mm, package code "BA".

Ball Assignment for MINIBGA 24L




(6x8x1.2mm)(P1.0)(B0.4)


Note:


- 1. Part Number APS12808L-OB-BA for 128Mb.
- 2. RFU: Reserved for Future Use, which is reserved for 2nd CE#.
- 3. NC: No Connection internally.



3 Package Outline Drawing









NOTE:


1. CONTROLLING DIMENSION : MILLIMETER.

2. REFERENCE DOCUMENT : JEDEC MO-207.

3. THE DIAMETER OF PRE-REFLOW SOLDER BALL IS \emptyset 0.40mm.(0.35mm SMO)










4 Ordering Information

Table 1: Ordering Information

| Part Number | Temperature Range | Max Frequency | Note |
|------------------|---------------------|---------------|---------|
| APS12808L-OB-BA | Tc= -40°C to +85°C | 200 MHz | Package |
| APS12808L-OBX-BA | Tc= -40°C to +105°C | 200 MHz | Package |





5 Signal Table

All signals are listed in Table 2.

Table 2: Signals Table

| Symbol | Туре | Description | Comments |
|------------------|--------|--|----------|
| V_{DD} | Power | Core supply 1.8V | |
| V_{DDQ} | Power | IO supply 1.8V | |
| V _{SS} | Ground | Core supply ground | |
| V _{SSQ} | Ground | IO supply ground | |
| A/DQ[7:0] | Ю | Address/DQ bus [7:0] | |
| DQS/DM | Ю | DQ strobe clock during reads, Data mask during writes. DM is active high. DM=1 means "do not write". | |
| CE# | Input | Chip select, active low. When CE#=1, chip is in standby state. | |
| CLK | Input | Clock signal | |
| RESET# | Input | Reset signal, active low. Optional, as the pad is internally tied | |
| | | to a weak pull-up and can be left floating. | |



6 Power-Up Initialization

Octal DDR products include an on-chip voltage sensor used to start the self-initialization process. V_{DD} and V_{DDQ} must be applied simultaneously. When they reach a stable level at or above minimum V_{DD} , the device is in Phase 1 and will require 150 μ s to complete its self-initialization process. The user can then proceed to Phase 2 of the initialization described in this section.

During Phase 1 CE# should remain HIGH (track V_{DD} within 200mV); CLK should remain LOW.

After Phase 2 is complete the device is ready for operation, however Half Sleep entry and Deep Power Down (DPD) entry are not available until Half Sleep Power Up (tHSPU) or DPD Power Up (tDPDp) duration is observed.

6.1 Power-Up Initialization Method 1 (via. RESET# pin)

The RESET# pin can be used to initialize the device during Phase 2 as follows:




Figure 1. Power-Up Initialization Method 1 RESET#

The RESET# pin can also be used at any time after the device is initialized to reset all register contents. Memory content is not guaranteed. Timing requirements for RESET# usage are shown below.




Figure 2. RESET# Timing



6.2 Power-Up Initialization (via. Global Reset)

As an alternate power-up initialization method, after the Phase 1 150 μ s period the Global Reset command can also be used to reset the device in Phase 2 as follows:




Figure 3. Power-Up Initialization Timing with Global Reset

The Global Reset command resets all register contents. Memory content is not guaranteed. The command frame is made of 4 clocked CE# lows. Clocking is optional during tRST. The Global Reset command sequence is shown below. Note that Global Reset command can be used ONLY as Power-up initialization.




Figure 4: Global Reset



7 Interface Description

7.1 Address Space

Octal DDR PSRAM device is byte-addressable. Memory accesses are required to start on even addresses (A[0]='0). Mode Register accesses allow both even and odd addresses.

7.2 Burst Type & Length

Read and write operations are default Hybrid Wrap 32 mode. Other burst lengths of 16, 32, 64 or 1K bytes in standard or Hybrid wrap modes are register configurable (see Table 20). The device also includes command for Linear Bursting. Bursts can start on any even address. Write burst length has a minimum of 2 bytes. Read has no minimum length. Both write and read have no restriction on maximum burst length as long as tCEM is met.

7.3 Command/Address Latching

After CE# goes LOW, instruction code is latched on 1st CLK rising edge. Access address is latched on the 3rd, 4th, 5th & 6th CLK edges (2nd CLK rising edge, 2nd CLK falling edge, 3rd CLK rising edge, 3rd CLK falling edge).

7.4 Command Truth Table

The Octal DDR PSRAM recognizes the following commands specified on the INST (Instruction) cycle defined by the Address/DQ pins.

| | 1st | CLK | 2nd | CLK | 3rd | CLK |
|---------------------------|---------------|-------------|---------------------------------------|-------------|-----|-----|
| Command | | | 4 | | 4 | |
| Sync Read | 00 | Oh | A3 | A2 | A1 | A0 |
| Sync Write | 80 | Oh | A3 | A2 | A1 | A0 |
| Sync Read (Linear Burst) | 20 | Oh | A3 | A2 | A1 | A0 |
| Sync Write (Linear Burst) | A | 0h | A3 | A2 | A1 | A0 |
| Mode Register Read | 40h | | × | | | MA |
| Mode Register Write | C0h | | × | | | MA |
| Global Reset | FFh × | | | | | |
| Remarks: | × | = don't car | e (V _{IH} /V _{IL}) | | | |
| | A3 | = unused a | address bits | are reserve | d | |
| | A2 | = RA[13:6] | 5] | | | |
| | A1 = RA[5:0], | | ,CA[9:8] | | | |
| | A0 = CA[7:0] | | | | | |
| | MA | = Mode Re | egister Add | ress | | |



7.5 Read Operation

After address latching, the device initializes DQS/DM to '0 from **next** CLK rising edge of the 3rd clock cycle (A1). See Figure 5 below.

Output data is available after LC latency cycles, as shown in Figure 6 & Figure 7, LC is defined in Table 5 and Table 6. When data is valid, A/DQ[7:0] and DQS/DM follow the timing specified in Figure 8. Synchronous timing parameters are shown in Table 29 & Table 30.

In case of internal refresh insertion, variable latency output data may be delayed by up to (LC*2) latency cycles as shown in Figure 6. True variable refresh pushout latency can be anywhere **between** LC to LCx2. The 1st DQS/DM rising edge after read pre-amble indicates the beginning of valid data.




Figure 5: Synchronous Read




Figure 6: Variable Read Latency Refresh Pushout




Figure 7: Read Latency & tDQSCK




Figure 8: Read DQS/DM & DQ timing



7.6 Write Operation

A minimum of 2 bytes of data must be input in a write operation. In the case of consecutive short burst writes, tRC must be met by issuing additional CE# high time between operations. Single-byte write operations can be performed by masking the un-written byte with DQS/DM as shown in Figure 9.




Figure 9: Synchronous Write followed by any Operation




Figure 10: Write DQS/DM & DQ Timing



7.7 Control Registers

Register Read is shown below. Mode Address in command determines which Mode Register is read from as Data0 (see chart in the Figure below).




Figure 11: Register Read




Figure 12: Register Write

Register Writes are Latency 1, whereas Register Reads use the same MR0[5:2] settings as burst reads in Table 5 without push out regardless of variable or fixed defined by MR0[5]. Registers 0, 4 and 8 are read and writable. Registers 1, 2 and 3 are read-only. Register 6 is write-only. Register mapping is shown in Table 3. Note that MR0[6], MR0[7], MR4[4], MR8[3] and MR8[7] must be written to b'0.



Table 3: Mode Register Table

| MR No. | MA[7:0] | Access | OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
|--------|---------|--------|---------|------------------------|------|----------------------|-----|-------|--------|-----|
| 0 | `h00 | R/W | '00' | 00' LT Read I | | ad Latency Code Driv | | Drive | e Str. | |
| 1 | `h01 | R | ULP | rsv | vd. | Vendor ID | | | | |
| 2 | `h02 | R | GB | rsv | vd. | Dev ID Density | | | | |
| 3 | `h03 | R | RBXen | VCC | SRF | rsvd. | | | | |
| 4 | `h04 | R/W | Write I | Latency | Code | '0' RF PASR | | | | |
| 6 | `h06 | W | На | Ialf Sleep & DPD rsvd. | | | | | | |
| 8 | `h08 | R/W | '0' | | | | '0' | ВТ | В | L |

Table 4: Read Latency Type (MR0[5])

| Latency Type | | | | | |
|--------------|--------------------|--|--|--|--|
| MR0[5] | LT | | | | |
| 0 | Variable (default) | | | | |
| 1 | Fixed | | | | |

Table 5: Read Latency Codes MR0[5:2]

| | VL Cod | des (MR0[5]=0) | FL Codes (MR0[5]=1) | Max Input CL | K Freq (MHz) |
|----------|--------------|---------------------|---------------------|--------------|--------------|
| MR0[4:2] | Latency (LC) | Max push out (LCx2) | Latency (LCx2) | Standard | Extended |
| 000 | 3 | 6 | 6 | 66 | 66 |
| 001 | 4 | 8 | 8 | 109 | 109 |
| 010 | 5 (default) | 10 | 10 | 133 | 133 |
| 011 | 6 | 12 | 12 | 166 | 166 |
| 100 | 7 | 14 | 14 | 200 | 200 |
| others | | reserved | | - | - |

Table 6: Operation Latency Code Table

| Туре | Operation | VL (de | FL | |
|----------|-----------|------------|------------|------|
| | | No Refresh | Refresh | |
| Memory | Read | LC | Up to LCx2 | LCx2 |
| | Write | WLC | | WLC |
| Register | Read | LC | | LC |
| | Write | 1 | | 1 |

*Note: see Table 16 for WLC settings.



Table 7: Drive Strength Codes MR0[1:0]

| Codes | Drive Strength |
|-------|--------------------|
| '00 | Full (25Ω) |
| '01 | Half (50Ω default) |
| '10 | 1/4 (100Ω) |
| '11 | 1/8 (200Ω) |

Table 8: Ultra Low Power Device mapping MR1[7]

| ULP | | | | |
|-----|----------------------------|--|--|--|
| ΄0 | Non-ULP (no Half Sleep) | | | |
| '1 | ULP (Half Sleep supported) | | | |

Table 9: Vendor ID mapping MR1[4:0]

| Vendor ID |
|------------|
| 01101: APM |

Table 10: Good-Die Bit MR2[7]*

| Codes | Good Die ID |
|-------|-------------|
| '1 | PASS |
| ΄0 | FAIL |

^{*}Note: Default is FAIL die, and only mark PASS after all tests passed.

Table 11: Device ID MR2[4:3]

| Codes | Device ID | | | |
|--------|------------------------|--|--|--|
| '00 | Generation 1 | | | |
| '01 | Generation 2 | | | |
| '10 | Generation 3 (default) | | | |
| others | reserved | | | |

Table 12: Device Density mapping MR2[2:0]

| MR2[2:0] | Density | |
|----------|----------|--|
| '001 | 32Mb | |
| '011 | 64Mb | |
| '101 | 128Mb | |
| '111 | 256Mb | |
| others | reserved | |



Table 13: Row Boundary Crossing Enable (MR3[7])

| MR3[7] (read-only) | RBXen | | |
|--------------------|----------------------------|--|--|
| 0 | RBX not supported | | |
| 1 | RBX supported via MR8[3]=1 | | |

Table 14: Operating Voltage Range (MR3[6])

| MR3[6] | VCC | | | |
|--------|----------------|--|--|--|
| 0 | 1.8V (default) | | | |
| 1 | 3V | | | |

Table 15: Self Refresh Flag (MR3[5])

| MR3[5] (read-only) | Self Refresh Flag | | |
|--------------------|---|--|--|
| 0 | Slow Refresh (allowed via MR4[3]=1, otherwise Fast Refresh) | | |
| 1 | Fast Refresh | | |

MR3[5] is a refresh indicator that corresponds to device internal temperature. This bit will indicate 0 when the temperature is low enough to allow a slow frequency refresh rate.

Table 16: Write Latency MR4[7:5]

Default powered up behavior is WL 5

| MR4[7:5] | Write Latency | Fmax (MHz) | |
|----------|---------------|------------|--|
| 000 | 3 | 66 | |
| 100 | 4 | 109 | |
| 010 | 5 (default) | 133 | |
| 110 | 6 | 166 | |
| 001 | 7 | 200 | |

Table 17: Refresh Frequency MR4[3]

| MR4[3] | Refresh Frequency | |
|--------|--|--|
| 0 | Fast (default) | |
| 1 | Enables Slow Refresh if temperature allows | |



Table 18: PASR MR4[2:0]

The PASR bits restrict refresh operation to a portion of the total memory array. This feature allows the device to reduce standby current by refreshing only that part of the memory array required by the host system. The refresh options are full array, one-half array, one-quarter array, one-eighth array, or none of the array. The mapping of these partitions can start at either the beginning or the end of the address map.

| 128Mb (64Mbx2) | | | | | |
|----------------|--------------------------------------|-----------------|--------|---------|--|
| Codes | Codes Refresh Coverage Address Space | | Size | Density | |
| '000 | Full array (default) | 000000h-FFFFFFh | 16M x8 | 128Mb | |
| '001 | Bottom 1/2 array | 000000h-7FFFFh | 8M x8 | 64Mb | |
| '010 | Bottom 1/4 array | 000000h-3FFFFFh | 4M x8 | 32Mb | |
| '011 | Bottom 1/8 array | 000000h-1FFFFFh | 2M x8 | 16Mb | |
| '100 | None | 0 | 0M | 0Mb | |
| '101 | Top 1/2 array | 800000h-FFFFFFh | 8M x8 | 64Mb | |
| '110 | Top 1/4 array | C00000h-FFFFFFh | 4M x8 | 32Mb | |
| '111 | Top 1/8 array | E00000h-FFFFFFh | 2M x8 | 16Mb | |



Table 19: ULP Modes MR6[7:0]

| MR6[7:0] | ULP Modes | | | |
|----------|-----------------|--|--|--|
| 'hF0 | Half Sleep | | | |
| 'hC0 | Deep Power Down | | | |
| others | reserved | | | |

Note: see 7.8 Half Sleep Mode, 7.9 Deep Power Down Mode for more information.

Table 20: Burst Type MR8[2], Burst Length MR8[1:0]

By default the device powers up in 32 Byte Hybrid Wrap. In non-Hybrid burst (MR8[2]=0), MR8[1:0] sets the burst address space in which the device will continually wrap within. If Hybrid Burst Wrap is selected (MR8[2]=1), the device will burst through the initial wrapped Burst Length once, then continue to burst incrementally up to maximum column address (1K) before wrapping around within the entire column address space. Burst Length (MR8[1:0]) can be set to 16,32,64 & 1K Lengths.

| MR8[2] | MR8[1:0] | Burst Length | Example of Sequence of Bytes During Wrap | | |
|--------|----------|---------------------|--|-----------------------------------|--|
| | | | Starting Address | Byte Sequence | |
| '0 | '00 | Wrap 16 | 4 | [4,5,6,15,0,1,2,] | |
| ΄0 | '01 | Wrap 32 | 4 | [4,5,6,31,0,1,2,] | |
| ΄0 | '10 | Wrap 64 | 4 | [4,5,6,63,0,1,2,] | |
| '0 | '11 | Wrap 1K | 4 | [4,5,6,1023,0,1,2,] | |
| '1 | '00 | Hybrid 16 | 2 | [2,3,4,15,0,1],16,17,18,1023,0,1, | |
| '1 | '01 | Hybrid 32 (default) | 2 | [2,3,4,31,0,1],32,33,34,1023,0,1, | |
| '1 | '10 | Hybrid 64 | 2 | [2,3,4,63,0,1],64,65,66,1023,0,1, | |
| '1 | '11 | Wrap 1K | 2 | [2,3,4,1023,0,1,2,] | |

The Linear Burst Commands (INST[5:0]=6'b100000) override MR8[2:0] settings and forces the current array read or write command to do 1K Byte Wrap (equivalent to having MR8[1:0] set to 2'b11). The burst continues linearly from the starting address and at the end of the page, then wraps back to the beginning of the page. This special burst instruction can be used on both array write and read.



7.8 Half Sleep Mode

Half Sleep Mode is a feature which puts the device in an ultra-low power state, while the stored data is retained. Half Sleep Mode Entry is entered by writing 8'hF0 into MR6. CE# going high initiates the Half Sleep mode and must be maintained for the minimum duration of tHS. The Half Sleep Entry command sequence is shown below.




Figure 13: Half Sleep Entry Write (default WL0)

Half Sleep Exit is initiated by a low pulsed CE#. Afterwards, CE# can be held high with or without clock toggling until the first operation begins (observing minimum tXHS).




Figure 14: Half Sleep Exit (Read Operation shown as example)



7.9 Deep Power Down Mode

Deep Power Down Mode (DPD) is a feature which puts the device into power down state. DPD Mode Entry is entered by writing 8'hC0 into MR6. CE# going high initiates the DPD Mode and must be maintained for the minimum duration of tDPD. The Deep Power Down Entry command sequence is shown below.




Figure 15: Deep Power Down Entry

Deep Power Down Exit is initiated by a low pulsed CE#. After a CE# DPD Exit, CE# must be held high with or without clock toggling until the first operation begins (observing minimum tXDPD).




Figure 16: Deep Power Down Exit (Read Operation shown as example)

Register values and memory content are not retained in DPD Mode. After DPD mode register values will reset to defaults. tDPDp is minimum period between two DPD Modes (measured from DPD exit to the next DPD entry) as well as from the initial powerup to the first DPD entry.



8 Electrical Specifications

8.1 Absolute Maximum Ratings

Table 21: Absolute Maximum Ratings

| Parameter | Symbol | Rating | Unit | Notes |
|---|------------------|--|------|-------|
| Voltage to any ball except V _{DD} , V _{DDQ} relative to V _{SS} | VT | -0.4 to V _{DD} /V _{DDQ} +0.4 | V | |
| Voltage on V _{DD} supply relative to V _{SS} | V _{DD} | -0.4 to +2.45 | V | |
| Voltage on V _{DDQ} supply relative to V _{SS} | V_{DDQ} | -0.4 to +2.45 | V | |
| Storage Temperature | T _{STG} | -55 to +150 | °C | 1 |

Notes 1: Storage temperature refers to the case surface temperature on the center/top side of the PSRAM.

Caution:

Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

8.2 Pin Capacitance

Table 22: Bare Die Pin Capacitance

| Parameter | Symbol | Min | Max | Unit | Notes |
|------------------------|--------|-----|-----|------|---------|
| Input Pin Capacitance | CIN | | 4 | pF | VIN=0V |
| Output Pin Capacitance | COUT | | 6 | pF | VOUT=0V |

Note 1: spec'd at 25°C.

Table 23: Package Pin Capacitance

| Parameter | Symbol | Min | Max | Unit | Notes |
|------------------------|--------|-----|-----|------|---------|
| Input Pin Capacitance | CIN | | 8 | pF | VIN=0V |
| Output Pin Capacitance | COUT | | 10 | pF | VOUT=0V |

Note 1: spec'd at 25°C.

Table 24: Load Capacitance


| Parameter | Symbol | Min | Max | Unit | Notes |
|------------------|--------|-----|-----|------|-------|
| Load Capacitance | C_L | | 15 | pF | |

Note 1: System C_L for the use of package



8.3 Decoupling Capacitor Requirement

System designers need to take care of power integrity considering voltage regulator response and the memory peak currents/usage modes.



8.3.1 Low ESR cap C1:

It is recommended to place a low ESR decoupling capacitor of $<=1\mu F$ close to the device to absorb transient peaks.

8.3.2 <u>Large cap C2:</u>

During Half-sleep modes even though half-sleep average currents are very small (less than $100\mu A$), device will internally have low duty cycle burst refresh for an extended period of time of a few tens of microseconds. These refresh current peaks are large. During this period if the system regulator cannot supply large peaks for several microseconds, it is important to place a $4.7\mu F-10\mu F$ cap to take care of burst refresh currents and replenish the charge before next burst of refreshes.

If required please contact AP Memory for further current peak details.

8.4 Operating Conditions

Table 25: Operating Characteristics

| Parameter | Min | Max | Unit | Notes |
|----------------------------------|-----|-----|------|-------|
| Operating Temperature (extended) | -40 | 105 | °C | 1 |
| Operating Temperature (standard) | -40 | 85 | °C | |

Note 1: Extended temp range of -40 to 105°C is only characterized; Standard test condition is -32 to 105°C.



8.5 DC Characteristics

Table 26: DC Characteristics

| Symbol | Parameter | Min | Max | Unit | Notes |
|------------------------|---|-----------------------|-----------------------|------|---------|
| V_{DD} | Supply Voltage | 1.62 | 1.98 | V | |
| V_{DDQ} | I/O Supply Voltage | 1.62 | 1.98 | V | |
| V _{IH} | Input high voltage | V _{DDQ} -0.4 | V _{DDQ} +0.2 | V | |
| V _{IL} | Input low voltage | -0.2 | 0.4 | V | |
| V _{OH} | Output high voltage (I _{OH} =-0.2mA) | 0.8 V _{DDQ} | | V | |
| V _{OL} | Output low voltage (I _{OL} =+0.2mA) | | 0.2 V _{DDQ} | V | |
| ILI | Input leakage current | | 1 | μΑ | |
| I _{LO} | Output leakage current | | 1 | μΑ | |
| | Read/Write @13MHz | | 4 | mA | 2 |
| ICC | Read/Write @133MHz | | 16 | mA | 2 |
| | Read/Write @166MHz | | 19 | mA | 2 |
| | Read/Write @200MHz | | 22 | mA | 2 |
| ISB _{EXT} | Standby current (extended temp) | | 600 | μΑ | 1,3 |
| ISB _{STD} | Standby current (standard temp) | | 400 | μΑ | 3 |
| ISB _{STDroom} | Standby current (room temp) | | 200 | μΑ | 1,3,5 |
| ISB _{STDHS} | Standby current (half sleep 25°C) | | 60 | μΑ | 3,4,6,7 |
| ISB _{STDDPD} | Standby current (Deep Power Down -40°C to +85°C) | | 30 | uA | 8 |

Note 1: Spec'd up to 105°C.

Note 2: Current is only characterized.

Note 3: Without CLK toggling. ISB will be higher if CLK is toggling.

Note 4: Slow Refresh.

Note 5: **Typical ISB**stdroom **132uA**.

Note 6: Current is only guaranteed after 150ms into Half Sleep mode.

Note 7: Typical ISBstdhs 40uA

Note 8: Typical mean ISBstddpd 14uA at 25°C



8.6 I SB Partial Array Refresh Current

Table 27: Typical PASR Current @ 25°C

| Standby Co | Standby Current @ 25°C | | | | | | | | |
|------------|---------------------------|------|-------|--|--|--|--|--|--|
| PASR | ISB –typical mean | Unit | Notes | | | | | | |
| Full | 132 | μΑ | 1,2 | | | | | | |
| 1/2 | 130 | μΑ | 1,2 | | | | | | |
| 1/4 | 128 | μΑ | 1,2 | | | | | | |
| 1/8 | 120 | μΑ | 1,2 | | | | | | |
| Half Sleep | Current @ 25°C | | | | | | | | |
| PASR | I Half Sleep-typical mean | Unit | Notes | | | | | | |
| Full | 40 | μΑ | 1,2,3 | | | | | | |
| 1/2 | 28 | μΑ | 1,2,3 | | | | | | |
| 1/4 | 22 | μΑ | 1,2,3 | | | | | | |
| 1/8 | 20 | μΑ | 1,2,3 | | | | | | |

Table 28: Typical PASR Current @ 85°C

| `Standby Current @ 85°C | | | | | | | | | |
|-------------------------|---------------------------|------|-------|--|--|--|--|--|--|
| PASR | ISB –typical mean | Unit | Notes | | | | | | |
| Full | 380 | μΑ | 2 | | | | | | |
| 1/2 | 300 | μΑ | 2 | | | | | | |
| 1/4 | 250 | μΑ | 2 | | | | | | |
| 1/8 | 220 | μΑ | 2 | | | | | | |
| Half Sleep | Current @ 85°C | | | | | | | | |
| PASR | I Half Sleep-typical mean | Unit | Notes | | | | | | |
| Full | 240 | μΑ | 2,3 | | | | | | |
| 1/2 | 144 | μΑ | 2,3 | | | | | | |
| 1/4 | 96 | μΑ | 2,3 | | | | | | |
| 1/8 | 48 | μΑ | 2,3 | | | | | | |

Note 1: Slow Refresh current is only attainable by enabling Slow Refresh Frequency (see Table 17)

Note 2: PASR Current is only characterized based on 128M density without CLK toggling.

Note 3: Spec'd Half Sleep current is only guaranteed after 150ms into Half Sleep mode.



8.7 AC Characteristics

Table 29: READ/WRITE Timing

| | | BGA 1.8V Only | | | | | | | |
|---------|--|---------------|-------|--------|------|--------|------|------|------------------|
| | | -7(133 | BMhz) | -6(166 | MHz) | -5(200 | MHz) | | |
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Notes |
| tCLK | CLK period | 7.5 | | 6 | | 5 | | ns | |
| tCH/tCL | Clock high/low width | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | tCLK | |
| tKHKL | CLK rise or fall time | | 1.2 | | 1 | | 0.8 | ns | |
| tCPH | CE# HIGH between subsequent burst operations | | | 18 | | 20 | | ns | |
| tCEM | CE# low pulse width | | 4 | | 4 | | 4 | μs | Standard temp |
| CCLIVI | (excluding Half Sleep exit) | | 1 | | 1 | | 1 | μs | Extended temp |
| tCEM | CE# low pulse width | 3 | | 3 | | 3 | | tCLK | Minimum 3 clocks |
| tCSP | CE# setup time to CLK rising edge | 2 | | 2 | | 2 | | ns | |
| tCHD | CE# hold time from CLK falling edge | 2 | | 2 | | 2 | | ns | |
| tSP | Setup time to active CLK edge | 0.8 | | 0.8 | | 0.8 | | ns | |
| tHD | Hold time from active CLK edge | 0.8 | | 0.8 | | 0.8 | | ns | |
| tHZ | Chip disable to DQ/DQS output high-Z | | 6 | | 6 | | 6 | ns | |
| tRC | Write Cycle | 60 | | 60 | | 60 | | ns | |
| tRC | Read Cycle | 60 | | 60 | | 60 | | ns | |
| tHS | Minimum Half Sleep duration | 150 | | 150 | | 150 | | μs | |
| tXHS | Half Sleep Exit CE# low to CLK setup time | 150 | | 150 | | 150 | | μs | |
| AVDI IC | Half Class F. it CFII laws a law idth | 60 | | 60 | | 60 | | ns | |
| tXPHS | Half Sleep Exit CE# low pulsewidth | | 4 | | 4 | | 4 | μs | Standard temp |
| | | | 1 | | 1 | | 1 | μs | Extended temp |
| tDPD | Minimum DPD duration | 500 | | 500 | | 500 | | μs | |
| tDPDp | Minimum period between DPD Modes | 500 | | 500 | | 500 | | μs | |
| tXDPD | DPD CE# low to CLK setup time | 150 | | 150 | | 150 | | μs | |
| tXPDPD | DPD Exit CE# low pulsewidth | 60 | | 60 | | 60 | | ns | |
| tPU | Device Initialization | 150 | | 150 | | 150 | | μs | |
| tRP | RESET# low pulse width | 1 | | 1 | | 1 | | μs | |
| tRST | Reset to CMD valid | 2 | | 2 | | 2 | | μs | |



Table 30: DDR timing parameters

| | | | BGA 1.8V Only | | | | | | |
|--------|---------------------------------|------------------|---------------|-------|-------|-------|-------|------|-------|
| | | -7(13 | ЗМНz) | -6(16 | 6МНz) | -5(20 | OMHz) | | |
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Notes |
| tCQLZ | Clock rising edge to DQS low | 1 | 6 | 1 | 6 | 1 | 6 | ns | |
| tDQSCK | DQS output access time from CLK | 2 | 5.5 | 2 | 5.5 | 2 | 5.5 | ns | |
| tDQSQ | DQS – DQ skew | | 0.6 | | 0.5 | | 0.4 | ns | |
| tDS | DQ and DM input setup time | 0.8 | 0.8 | | | 0.8 | | ns | |
| tDH | DQ and DM input hold time | 0.8 | | 0.8 | | 0.8 | | ns | |
| tHP | Half Period | = min (tCH, tCL) | | | | | | ns | |
| tQHS | Datahold skew factor | 0.75 | | | 0.6 | | 0.5 | ns | |
| tQH | DQ output hold time from DQS | = tHP - tQHS ns | | | | | | | |



9 Change Log

| Version | Date | Description |
|---------|--------------|--|
| 1.0 | Jul 21, 2017 | Initial version |
| 1.1 | Aug 6, 2017 | Added package outline and pin cap table; corrected tCQLZ reference edge; corrected tCHD reference edge in table; added don't care data to Register Write drawing |
| 1.2 | Sep 29, 2017 | Added note for latency count of register read, updated WLCSP(1CS), multi-die configuration and Deep Power Down |
| 1.3 | Oct 04, 2017 | Added spec of ISB _{DPD} and note of typical ISB _{DPD} |
| 1.4 | Oct 04, 2017 | Added spec of DPD timing |
| 1.5 | Oct 13, 2017 | Added DPD code in table 19 |
| 1.6 | Feb 14, 2018 | Updated marking of WLCSP |
| 1.7 | Apr 13, 2018 | Removed Hybrid64, RBX, tRBXwait |
| 1.8 | Apr 26, 2018 | Added note for special part of OBM |
| 1.9 | Apr 27, 2018 | Revised signal table, minimum burst write and configuration of 64Mb*2; removed Reset#, corrected typo |
| 2.0 | May 31, 2018 | Revised 64Mb addressing to 128Mb and addressing with 2CE# |
| 2.1 | Oct 24, 2018 | Revised ball map; extended part number |
| 2.2 | Dec 11, 2018 | Removed note for OBM |
| 2.3 | Dec 20, 2018 | Corrected MSB typo in commend truth table |
| 2.4 | Jan 09, 2019 | Updated PASR address mapping, Tj to -40C |
| 2.41 | Jan 09, 2019 | Add BGA 24 ball; updated Block diagram, Tc to -40C and Pin Cap |
| 2.5 | Aug 09, 2019 | Noted in Section2; revised Section 6; modified section 7.4 table; Noted for Table 3, 6 11, 24 and 26, noted 128M in Table 27 and 28 |
| 2.6 | Aug 16, 2019 | Added ISB _{STDroom} ; updated tXHS; revised ISB _{STDHS} ; revised table in section 8.6; Added section 8.3 |
| 2.7 | Sep 27, 2019 | Updated header and page 1; updated ICC in Table 26; updated Table 27and Table 28 |
| 3.4 | Oct 30, 2019 | Updated notes for Table 15, Table 20, and section 7.5 |
| 3.5 | Nov 14, 2019 | Updated notes in section 7.5, Table 16, Table 18 and Table 29 |
| 3.6a | Dec 11, 2019 | Update tHS _{min} in Table 29, Figure 13 and Figure 15 |